Notice of References Cited

Application/Control No.

O9/931,131

Examiner

Stacy A Whitmore

Applicant(s)/Patent Under Reexamination KIM ET AL.

Art Unit
Page 1 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,389,374	05-2002	Jain et al.	703/2
	В	US-6,212,669	04-2001	Jain, Jawahar	716/7
	С	US-6,086,626	07-2000	Jain et al.	716/5
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	j	US-			
	к	US-			
	L	US-			
	м	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0				-	
	Р					
	α					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Ravi, K. et al., "Approximating and decomposition of binary decision diagrams", 6/1998, ACM, pgs. 1-6.
	٧	Yang et al., "BDS: A BDD-based logic optimization system", 6/2000, ACM, pgs. 92-97.
	w	Wang et al., "Restructuring binary decision diagrams based on functinal equivalence", 2/1993, IEEE, pgs. 261-265.
	х	Chakrabarti et al., "Synthesis of symmetric functions for path-delay fault testability", 9/2000, IEEE, pgs. 1076-1081.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of Referenc s Cit d

Application/Control No.

O9/931,131

Examiner

Stacy A Whitmore

Applicant(s)/Patent Under
Reexamination
KIM ET AL.

Page 2 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	Ε	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Touba et al., "RP-Syn: synthesis of random pattern testable circuits with test point insertion", 8/1999, IEEE, pgs. 1202-1213.
	٧	
	w	
	х	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 5